rev 0.3



PCS2P3805A

3.3V CMOS Buffer Clock Driver


Features

- Advanced CMOS Technology
- Guaranteed low skew < 500pS (max.)
- Very low duty cycle distortion < 1.0nS (max)
- Very low CMOS power levels
- TTL compatible inputs and outputs
- Inputs can be driven from 3.3V or 5V components
- Two independent output banks with 3-state control
- 1:5 fanout per bank
- "Heartbeat" monitor output
- V_{CC} = 3.3V ± 0.3V
- Available in SSOP, SOIC and QSOP Packages

Functional Description

The PCS2P3805A is a 3.3V, non-inverting clock driver built using advanced CMOS technology. The device consists of two banks of drivers, each with a 1:5 fanout and its own output enable control. The device has a "heartbeat" monitor for diagnostics and PLL driving. The MON output is identical to all other outputs and complies with the output specifications in this document. The PCS2P3805A offers low capacitance inputs.

The PCS2P3805A is designed for high speed clock distribution where signal quality and skew are critical. The PCS2P3805A also allows single point-to-point transmission line driving in applications such as address distribution, where one signal must be distributed to multiple receivers with low skew and high signal quality.




PulseCore Semiconductor Corporation 1715 S. Bascom Ave Suite 200, Campbell, CA 95008 • Tel: 408-879-9077 • Fax: 408-879-9018 www.pulsecoresemi.com



rev 0.3

Pin Diagram



Pin Description

Pin #	Pin Names	Description
9,12	OE _A , OE _B	3-State Output Enable Inputs (Active LOW)
10,11	IN _A , IN _B	Clock Inputs
2,3,4,6,7	OA1-OA5	Clock Outputs
19,18,17,15,14	OB ₁ -OB ₅	Clock Outputs
1	V _{CCA}	Power supply for Bank A
20	V _{CCB}	Power supply for Bank B
5	GND _A	Ground for Bank A
16	GND _B	Ground for Bank B
8	GNDQ	Ground
13	MON	Monitor Output

3.3V CMOS Buffer Clock Driver

PCS2P3805A



PCS2P3805A

rev 0.3

Function Table

Inputs		Outputs			
$\overline{OE}_A, \overline{OE}_B$			MON		
L	L	L	L		
L	Н	Н	н		
Н	L	Z	L		
Н	Н	Z	Н		
Note: H = HIGH; L = LOW; Z = High-Impedance					

Capacitance (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ¹	Conditions	Тур	Max	Unit	
C _{IN}	Input Capacitance	V _{IN} = 0V	4.5	6	pF	
C _{OUT}	Output Capacitance	V _{OUT} = 0V	5.5	8	pF	
Note: 1 This parameter is measured at characterization but not tested.						

Absolute Maximum Ratings¹

Symbol	Description	Мах	Unit
V _{TERM} ²	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
V _{TERM} ³	Terminal Voltage with Respect to GND	-0.5 to +7	V
V _{TERM} ⁴	Terminal Voltage with Respect to GND	-0.5 to V _{CC} +0.5	V
Iout	DC Output Current	-60 to +60	mA
T _{STG}	Storage Temperature	-65 to +150	°C
TJ	Junction Temperature	150	°C
Ts	Max. Soldering Temperature (10 sec)	260	°C
T _{DV}	Static Discharge Voltage (As per JEDEC STD22- A114-B)	2	KV

Note: 1 These are stress ratings only and are not implied for functional use. Exposure to absolute maximum ratings for prolonged periods of time may affect device reliability.

2. V_{CC} terminals.

3. Input terminals.

4. Outputs and I/O terminals.



PCS2P3805A

rev 0.3

DC Electrical Characteristics over Operating Range

Following Conditions Apply Unless Otherwise Specified Commercial: $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = 3.3V \pm 0.3V$; Industrial: $T_A = -40~0^{\circ}C$ to +85°C, $V_{CC} = 3.3V \pm 0.3V$

Symbol	Parameter	Test Cor	nditions ¹	Min	Typ ²	Max	Unit
VIH	Input HIGH Level (Input pins)	Guaranteed Logic		2		5.5	V
VIH	Input HIGH Level (I/O pins)	Guaranteeu Logic		2		V _{CC} + 0.5	
VIL	Input LOW Level (Input and I/O pins)	Guaranteed Logic	LOW Level	-0.5		0.8	V
IIH	Input HIGH Current (Input pins)	V _{CC} = Max.	$V_1 = 5.5V$			±1	
чн	Input HIGH Current (I/O pins)	VCC- Max.	$V_I = V_{CC}$			±1	μA
I	Input LOW Current (Input pins)	V _{CC} = Max.	V _I = GND			±1	
ΠL	Input LOW Current (I/O pins)	V _{CC} - Max.	V _I = GND			±1	1
I _{OZH}	High Impedance Output Current	V _{CC} = Max.	$V_{O} = V_{CC}$			±1	μA
I _{OZL}	(3-State Output Pins)	VCC- Max.	V _O = GND			±1	μΑ
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _{IN} = -18	BmA		-0.7	-1.2	V
I _{ODH}	Output HIGH Current	V_{CC} = 3.3V, V_{IN} = V V_{IL} , V_{O} = 1.5V ³	_{IH} or	-36	-60	-110	mA
I _{ODL}	Output LOW Current	V_{CC} = 3.3V, V_{IN} = V V_{IL} , V_{O} = 1.5V ³	IH Or	50	90	200	mA
V	Output HIGH Voltage	V _{CC} = Min.	I _{OH} = -0.1mA	V _{CC} -0.2			V
V _{OH}		$V_{IN} = V_{IH} \text{ or } V_{IL}$	I _{OH} = -8mA	2.4 ⁵	3		
			I _{OL} = 0.1mA			0.2	
V _{OL}	Output LOW Voltage	V _{CC} = Min. V _{IN} = V _{IH} or V _{IL}	I _{OL} = 16mA		0.2	0.4	V
			I _{OL} = 24mA		0.3	0.5	
I _{OFF}	Input Power Off Leakage	V _{CC} = 0V, V _{IN} = 4.5V				±1	μA
I _{OS}	Short Circuit Current ⁴	V_{CC} = Max., V_{O} = GND ³		-60	-135	-240	mA
V _H	Input Hysteresis				150		mV
I _{CCL} I _{CCH} I _{CCZ}	Quiescent Power Supply Current	V _{CC} = Max. V _{IN} = GND or V _{CC}			0.1	10	μA

Notes:1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at V_{CC} = 3.3V, +25°C ambient.

Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
This parameter is guaranteed but not tested.

5. $V_{OH} = V_{CC} - 0.6V$ at rated current.



PCS2P3805A

rev 0.3

Power Supply Characteristics

Symbol	Parameter	Test Condit	ions ¹	Min	Typ ²	Max	Unit
Δlcc	Quiescent Power Supply Current TTL Inputs HIGH	V_{CC} = Max. V_{IN} = V_{CC} –0.6 V^3			10	30	μA
ICCD	Dynamic Power Supply Current ⁴	VCC= Max. Outputs Open $\overline{OE}_A = \overline{OE}_B = GND$ Per Output Toggling 50% Duty Cycle	V _{IN} = V _{CC} V _{IN} = GND		0.035	0.06	mA/ MHz
I _C Total Power Supp		V_{CC} = Max. Outputs Open f_{O} = 25MHz 50% Duty Cycle \overline{OE}_{A} = \overline{OE}_{B} = V_{CC} Mon. Output Toggling	V _{IN} = V _{CC} V _{IN} = GND		0.9	1.6	
			V _{IN} = V _{CC-} 0.6V V _{IN} = GND		0.9	1.6	
	Total Power Supply Current ⁶	V_{CC} = Max. Outputs Open f _O = 50MHz 50% Duty Cycle OE _A = OE _B = GND Eleven Outputs Toggling	V _{IN} = V _{CC} V _{IN} = GND		45	62 ⁵	mA
			V _{IN} = V _{CC-} 0.6V V _{IN} = GND		45	62 ⁵	

Notes:

1. For conditions shown as Max or Min, use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at V_{CC} = 3.3V, +25°C ambient. 3. Per TTL driven input (V_{IN} = V_{CC} -0.6V); all other inputs at V_{CC} or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

5. Values for these conditions are examples of the $I_{\rm C}$ formula.

- 5. Values for these control of the examples of the I_C formula. 6. I_C = I_{QUIESCENT + IINPUTS + IDYNAMIC} I_C = I_C + Δ I_{CC} D_HN_T + I_{CC} (f₀N₀) I_{CC} = Quiescent Current (I_{CCL}, I_{CCH} and I_{CCZ}) Δ I_{CC} = Power Supply Current for a TTL High Input (V_{IN} = V_{CC} -0.6V) D_H = Duty Cycle for TTL Inputs High

 $N_T = Number of TTL Inputs at D_H I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)$

- $f_0 = Output Frequency$ $N_0 = Number of Outputs at f_0$
- All currents are in milliamps and all frequencies are in megahertz.



PCS2P3805A

rev 0.3

Switching Characteristics Over Operating Range – Commercial^{3,4}

Symbol	Parameter	Conditions ¹	PCS2F	PCS2P3805A		
		Conditions	Min ²	Мах	Unit	
t _{PLH} t _{PHL}	Propagation Delay IN_A to OA_n , IN_B to OB_n		1.5	5	nS	
t _R	Output Rise Time (0.8V to 2.0V)			2	nS	
t _F	Output Fall Time (2.0V to 0.8V)			2	nS	
t _{sk(O)}	Output skew: skew between outputs of all banks of same package (inputs tied together)			0.5	nS	
t _{SK(P)}	Pulse skew: skew between opposite transitions of same output (t _{PHL} t _{PLH})	C∟= 50pF R∟= 500Ω		1	nS	
t _{SK(T)}	Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade			1.2	nS	
t _{PZL} t _{PZH}	Output Enable Time \overline{OE}_A to OA_n , \overline{OE}_B to OB_n		1.5	6	nS	
t _{PLZ} t _{PHZ}	Output Disable Time \overline{OE}_A to OA_n , \overline{OE}_B to OB_n		1.5	5	nS	

Switching Characteristics Over Operating Range – Industrial^{3,4}

Symbol	Parameter	Conditions ¹	PCS2F	23805A	Unit
Symbol	i didiletei	Conditions	Min ²	Мах	Onit
t _{PLH} t _{PHL}	Propagation Delay IN _A to OA _n , IN _B to OB _n		1.5	5.2	nS
t _R	Output Rise Time (0.8V to 2.0V)			2	nS
t _F	Output Fall Time (2.0V to 0.8V)			2	nS
t _{sk(O)}	Output skew: skew between outputs of all banks of same package (inputs tied together)			0.6	nS
t _{sk(P)}	Pulse skew: skew between opposite transitions of same output (t _{PHL} t _{PLH})	C _L = 50pF R _L = 500Ω		1	nS
tsk(T)	Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade			1.2	nS
t _{PZL} t _{PZH}	Output Enable Time \overline{OE}_A to OA_n , \overline{OE}_B to OB_n		1.5	6	nS
t _{PLZ} t _{PHZ}	Output Disable Time \overline{OE}_A to OA_n , \overline{OE}_B to OB_n		1.5	5	nS

Note: 1. See test circuits and waveforms.

See test circuits and waveforms.
Minimum limits are guaranteed but not tested on Propagation Delays.
I_{pLI}, I_{pHL}, I_{SK(I)} are production tested. All other parameters guaranteed but not production tested.
Propagation delay range indicated by Min. and Max. limit is due to V_{CC}, operating temperature and process parameters. These propagation delay limits do not imply skew.



t_{PLH}

t_{PLH}

ENABLE

→ t_{PZL}

SWITCH

CLOSED

SWITCH

OPEN

t_{PZH}

PCS2P3805A

rev 0.3

OUTPUT

INPUT

OUTPUT

CONTROL

INPUT

OUTPUT


OUTPUT

NORMALLY

LOW

HIGH

NORMALLY



t_{PHL}

te

 t_{PHL}

DISABLE

→ t_{PLZ}

Package Delay

 $t_{SK(P)}$ = | t_{PLH} - t_{PLH} |

Pulse Skew

- 3.5V

1.5V

1.5V

0V

Enable and Disable Times

0V

 V_{OH}

3V

 V_{OH}

1.5V

VOL

3V

1.5V

0V

3.5V

 V_{OL}

 V_{OH}

0V

31

1.5V 0V

2.0V


Switch Position

Test	Switch
Disable Low Enable Low	6V
Disable High Enable High	GND


Definitions:

 C_L = Load capacitance: includes jig and probe capacitance.

 R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.



Output Skew – t_{SK(o)}



Package Skew – t_{SK(t)}

Note:

Pulse Generator for all Pulses: $f \le 10MHz$; $t_F \le 2.5nS$; $t_R \le 2.5nS$

Note:

Diagram shown for input Control Enable-LOW and input Control Disable-HIGH

t_{PHZ}




PCS2P3805A

rev 0.3

Package Information

20-lead SSOP (209 mil)




	Dimensions					
Symbol	Inch	ies	Millimeters			
	Min	Max	Min	Max		
А		0.079		2.0		
A1	0.002		0.05			
A2	0.065	0.073	1.65	1.85		
D	0.275	0.291	7.00	7.40		
с	0.004	0.010	0.09	0.25		
E	0.295	0.319	7.50	8.10		
E1	0.197	0.220	5.00	5.60		
L	0.021	0.037	0.55	0.95		
L1	0.050 REF		1.25	REF		
b	0.009	0.015	0.22	0.38		
R1	0.004		0.09			
а	0°	8°	0°	8°		
е	0.0197	BASE	0.65 E	BASE		



PCS2P3805A

rev 0.3

20-lead QSOP



	Dimensions					
Symbol	Inches		Millimeters			
	Min	Max	Min	Max		
А	0.060	0.068	1.52	1.73		
A1	0.004	0.008	0.10	0.20		
b	0.009	0.012	0.23	0.30		
с	0.007	0.010	0.18	0.25		
D	0.337	0.344	8.56	8.74		
E	0.150	0.157	3.81	3.99		
е	0.025 BSC		0.64	BSC		
Н	0.230	0.244	5.84	6.20		
h	0.010	0.016	0.25	0.41		
L	0.016	0.035	0.41	0.89		
S	0.056	0.060	1.42	1.52		
а	0°	8°	0°	8°		

3.3V CMOS Buffer Clock Driver


Notice: The information in this document is subject to change without notice.



PCS2P3805A

rev 0.3

20L SOIC Package (300 mil)



	Dimensions				
Symbol	Inches		Millimeters		
	Min	Max	Min	Max	
А	0.093	0.104	2.35	2.65	
A1	0.004	0.012	0.10	0.30	
A2	0.088	0.094	2.25	2.40	
D	0.496	0.512	12.60	13.00	
L	0.016	0.050	0.40	1.27	
E1	0.291	0.299	7.40	7.60	
R1	0.003		0.08		
b	0.013	0.022	0.33	0.56	
с	0.009	0.015	0.23	0.38	
E	0.394	0.419	10.00	10.65	
е	0.050	BSC	C 1.27 BSC		
а	0°	8°	0°	8°	




PCS2P3805A

rev 0.3

Ordering Information

Part Number	Marking	Package Type	Temperature
PCS2P3805AG-20-AR	2P3805AG	20-Pin SSOP, TAPE & REEL, Green	Commercial
PCS2P3805AG-20-AT	2P3805AG	20-Pin SSOP, TUBE, Green	Commercial
PCS2P3805AG-20-DR	2P3805AG	20-Pin QSOP, TAPE & REEL, Green	Commercial
PCS2P3805AG-20-DT	2P3805AG	20-Pin QSOP, TUBE, Green	Commercial
PCS2P3805AG-20-SR	2P3805AG	20-Pin SOIC, TAPE & REEL, Green	Commercial
PCS2P3805AG-20-ST	2P3805AG	20-Pin SOIC, TUBE, Green	Commercial
PCS2I3805AG-20-AR	213805AG	20-Pin SSOP, TAPE & REEL, Green	Industrial
PCS2I3805AG-20-AT	213805AG	20-Pin SSOP, TUBE, Green	Industrial
PCS2I3805AG-20-DR	213805AG	20-Pin QSOP, TAPE & REEL, Green	Industrial
PCS2I3805AG-20-DT	213805AG	20-Pin QSOP, TUBE, Green	Industrial
PCS2I3805AG-20-SR	213805AG	20-Pin SOIC, TAPE & REEL, Green	Industrial
PCS2I3805AG-20-ST	213805AG	20-Pin SOIC, TUBE, Green	Industrial

Device Ordering Information



Licensed under US patent #5,488,627, #6,646,463 and #5,631,920.



rev 0.3



PulseCore Semiconductor Corporation 1715 S. Bascom Ave Suite 200 Campbell, CA 95008 Tel: 408-879-9077 Fax: 408-879-9018 www.pulsecoresemi.com

Copyright © PulseCore Semiconductor All Rights Reserved Preliminary Information Part Number: PCS2P3805A Document Version: 0.3

PCS2P3805A

Note: This product utilizes US Patent # 6,646,463 Impedance Emulator Patent issued to PulseCore Semiconductor, dated 11-11-2003

© Copyright 2006 PulseCore Semiconductor Corporation. All rights reserved. Our logo and name are trademarks or registered trademarks of PulseCore Semiconductor. All other brand and product names may be the trademarks of their respective companies. PulseCore reserves the right to make changes to this document and its products at any time without notice. PulseCore assumes no responsibility for any errors that may appear in this document. The data contained herein represents PulseCore's best data and/or estimates at the time of issuance. PulseCore reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. PulseCore does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of PulseCore products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in PulseCore's Terms and Conditions of Sale (which are available from PulseCore). All sales of PulseCore products are made exclusively according to PulseCore's Terms and Conditions of Sale. The purchase of products from PulseCore does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of PulseCore or third parties. PulseCore does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of PulseCore products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify PulseCore against all claims arising from such use.